

CLAIMS

What is claimed is:

- 1 1. A method for activating a deactivated frequency
2 synthesizer comprising:
3 receiving an external signal;
4 activating a radio device;
5 jumping to the frequency the radio device had operated at
6 before being deactivated; and
7 jumping to a new desired operating frequency.
- 1 2. The method of claim 1 wherein activating the radio device
2 includes
3 activating a synthesizer voltage controlled oscillator;
4 allowing the voltage controlled oscillator to stabilize;
5 configuring a main frequency divider of the synthesizer
6 to operate as it had prior to having deactivated the
7 synthesizer; and
8 activating the main frequency divider.
- 1 3. The method of claim 2 further comprising:
2 deactivating a phase frequency detector prior to
3 activating the main frequency divider; and
4 activating the phase frequency detector after the main
5 frequency divider is activated.
- 1 4. The method of claim 2 further comprising:
2 configuring a reference frequency divider of the
3 synthesizer to operate as it had prior to having deactivated
4 the synthesizer.
- 1 5. The method of claim 2 further comprising:
2 activating a reference frequency detector.

1 6. The method of claim 5 wherein the main frequency divider
2 is activated so that a signal from the reference frequency
3 divider initially reaches the phase frequency detector before
4 a signal from the main frequency divider.

1 7. The method of claim 5 wherein the main frequency divider
2 is activated such that the phase of a signal from the main
3 frequency divider initially lags the phase of a signal from
4 the reference frequency divider at the phase frequency
5 detector.

1 8. The method of claim 2 further comprising:
2 tuning the voltage controlled oscillator to the frequency
3 the radio device had operated at before being deactivated.

1 9. The method of claim 2 wherein tuning the voltage
2 controlled oscillator includes
3 receiving an initial voltage signal stored in a
4 capacitive device corresponding to the operating frequency the
5 radio device had operated at before being deactivated.

1 10. The method of claim 2 further comprising:
2 tuning the voltage controlled oscillator to the new
3 desired operating frequency.

1 11. The method of claim 10 wherein the time in between
2 receiving the external signal and tuning the voltage
3 controlled oscillator to the new desired operating frequency
4 is less than or equal to two hundred micro-seconds.

1 12. The method of claim 1 further comprising:
2 listening for a data transmission on the new operating
3 frequency.

1 13. The method of claim 12 further comprising:

1 21. The method of claim 20 for activating a synthesizer
 2 wherein the main frequency divider is activated such that its
 3 output signal initially lags the phase of the output signal
 4 from the reference frequency divider by a known phase
 5 difference.

1 22. The method of claim 20 for activating a synthesizer
 2 wherein the phase frequency detector provides a phase error
 3 signal corresponding to the difference between the phases of
 4 output signals from the main frequency divider and reference
 5 frequency divider.

1 23. The method of claim 22 for activating a synthesizer
 2 wherein the phase error signal from the phase frequency
 3 detector causes the main frequency divider to shift the phase
 4 of its output signal to the phase frequency detector.

1 24. The method of claim 23 for activating a synthesizer
 2 wherein the main frequency divider shifts the phase of its
 3 output signal by advancing the phase of its output signal.

1 25. A frequency synthesizer comprising:
 2 a phase frequency detector to detect the phase difference
 3 between a first input signal and a second input signal and
 4 output a corresponding phase-error signal;
 5 a first reference frequency source to coupled to the
 6 phase frequency detector and to provide a first frequency
 7 signal as the first input signal to the phase frequency
 8 detector;
 9 a voltage controlled oscillator, coupled to the phase
 10 frequency detector to receive the phase-error signal from the
 11 phase frequency detector and generate an output signal at a
 12 corresponding frequency and phase; and

13 control logic to activate the synthesizer when a
14 transmission is expected, configured to activate the voltage
15 controlled oscillator, allow the voltage controlled oscillator
16 to stabilize, inhibit the phase frequency detector, enable the
17 first input signal to the phase frequency detector, enable the
18 second input signal to the phase frequency detector, and
19 activate the phase frequency detector.

1 26. The synthesizer of claim 25 wherein the phase frequency
2 detector generates the output phase-error signal as a result
3 of phase differences between the first input signal and the
4 second input signal to bring the first input signal and second
5 input signal into phase.

1 27. The synthesizer of claim 25 further comprising:
2 a frequency filter to filter the signal from the phase
3 frequency detector and to maintain a charge corresponding to
4 the DC value of the phase-error signal from the phase
5 frequency detector when the synthesizer is deactivated.

1 28. The synthesizer of claim 27 wherein the frequency filter
2 includes a capacitive element which stores a voltage charge
3 corresponding to the phase-error signal from the phase
4 frequency detector while the synthesizer is deactivated.

1 29. The synthesizer of claim 25 further comprising:
2 a reference frequency divider coupled to the first
3 reference frequency source to provide the first input signal
4 to the phase frequency detector; and
5 a main frequency divider coupled to the output of the
6 voltage controlled oscillator and to provide the second input
7 signal to the phase frequency detector.

1 30. The synthesizer of claim 29 wherein the reference
2 frequency divider and main frequency divider are counter
3 devices.

1 31. The synthesizer of claim 29 wherein the reference
2 frequency divider is configured to provide a desired operating
3 frequency.

1 32. The synthesizer of claim 29 wherein the main frequency
2 divider is configured to provide a desired operating
3 frequency.

1 33. The synthesizer of claim 25 wherein the control logic is
2 configured to first activate the synthesizer to the frequency
3 the synthesizer had previously operated at before being
4 deactivated.

1 34. The synthesizer of claim 33 wherein the synthesizer is
2 allowed to coarsely tune to its previous operating frequency.

1 35. The synthesizer of claim 33 wherein once the synthesizer
2 is coarsely tuned to its previous operating frequency, the
3 control logic is configured to change the synthesizer
4 frequency to a new desired operating frequency.

1 36. The synthesizer of claim 25 wherein just after the phase
2 frequency detector is activated the control logic is
3 configured to cause the first input signal to reach the phase
4 frequency detector before the second input signal.

1 37. The synthesizer of claim 25 wherein the phase of the
2 second input signal initially lags the phase of the first
3 input signal by a known phase difference.

1 38. An apparatus comprising:

2 means for activating a synthesizer device;
 3 means for setting the operating frequency of the
 4 synthesizer device to the frequency the synthesizer device had
 5 operated at before being deactivated; and
 6 means for setting the operating frequency of the
 7 synthesizer device to a new desired operating frequency.

1 39. The apparatus of claim 38 further comprising:
 2 means for activating a voltage controlled oscillator;
 3 means for allowing the voltage controlled oscillator to
 4 stabilize;
 5 means for tuning the voltage controlled oscillator to the
 6 frequency the radio device had operated at before being
 7 deactivated; and
 8 means for tuning the voltage controlled oscillator to the
 9 new desired operating frequency.

1 40. The apparatus of claim 38 further comprising:
 2 means for configuring a main frequency divider of the
 3 synthesizer to the values it operated at prior to having
 4 deactivated the synthesizer; and
 5 means for activating the main frequency divider.

1 41. The apparatus of claim 40 further comprising:
 2 means for deactivating a phase frequency detector prior
 3 to activating the main frequency divider; and
 4 means for activating the phase frequency detector after
 5 the reference frequency divider.

1 42. The apparatus of claim 40 further comprising:
 2 means for activating reference frequency divider.

1 43. The apparatus of claim 42 wherein the reference frequency
 2 divider is activated before the main frequency divider.

1 44. An apparatus comprising:
 2 means for deactivating a phase frequency detector;
 3 means for providing a first signal to the phase frequency
 4 detector;
 5 means for providing a second signal to the phase
 6 frequency detector such that the phase of the second signal
 7 initially lags the phase of the first signal; and
 8 means for activating the phase frequency detector.

1 45. The apparatus of claim 44 further comprising:
 2 means for providing a carrier frequency at a desired
 3 frequency.

1 46. The apparatus of claim 44 further comprising:
 2 means for configuring the means for providing a second
 3 signal to provide a signal corresponding to a desired
 4 frequency.

1 47. The apparatus of claim 44 further comprising:
 2 means for configuring the means for providing a second
 3 signal to provide a signal corresponding to a desired
 4 frequency.

1 48. A method for conserving power comprising:
 2 deactivating a synthesizer while not in use;
 3 activating the synthesizer, including
 4 configuring a main frequency divider to operate at a
 5 first desired frequency;
 6 providing a reference signal to a phase frequency
 7 detector; and
 8 activating the main frequency divider to provide an
 9 output signal to a phase frequency detector, the phase of
 10 the output signal lagging the phase of the reference
 11 signal to the phase frequency detector.

005429P001

1 49. The method of claim 48 for conserving power wherein the
2 phase frequency detector provides a phase error signal
3 corresponding to the difference between the phase of the
4 reference signal and the phase of the output signal from the
5 main frequency divider.

1 50. The method of claim 48 for conserving power further
2 comprising:
3 providing the phase error signal to a voltage controlled
4 oscillator, the voltage control oscillator to provide an
5 operating frequency signal for the synthesizer at the desired
6 frequency.

1 51. The method of claim 50 for conserving power wherein
2 deactivating the synthesizer when not in use includes
3 deactivating the voltage controlled oscillator when the
4 synthesizer is not use.

1 52. The method of claim 51 for conserving power wherein
2 the synthesizer is not in use when it is not receiving or
3 transmitting.

1 53. The method of claim 48 for conserving power wherein
2 deactivating the synthesizer when not in use includes
3 deactivating the phase frequency detector when the
4 synthesizer is not use.

1 54. The method of claim 48 for conserving power wherein
2 deactivating the synthesizer when not in use includes
3 deactivating the main frequency divider when the
4 synthesizer is not use.

5
6 55. The method of claim 48 for conserving power wherein
7 activating the synthesizer includes

8 activating a voltage controlled oscillator;
 9 configuring a main frequency divider to operate at the
 10 frequency it operated at before being deactivated;
 11 providing a reference signal to a phase frequency
 12 detector;
 13 activating the main frequency divider to provide an
 14 output signal to a phase frequency detector, the phase of the
 15 output signal lagging the phase of the reference signal to the
 16 phase frequency detector;
 17 permitting the voltage controlled oscillator to coarsely
 18 lock onto the frequency it operated at before being
 19 deactivated; and
 20 configuring the main frequency divider to operate at the
 21 first desired frequency.

1 56. The method of claim 48 for conserving power wherein
 2 activating the synthesizer includes
 3 activating the synthesizer, including
 4 configuring a reference frequency divider to provide
 5 the reference signal to the phase frequency detector
 6 corresponding to the desired operating frequency.

1 57. A method for conserving power comprising:
 2 deactivating a synthesizer while not in use, including
 3 deactivating a voltage controlled oscillator when
 4 the synthesizer is not use, and
 5 deactivating a phase frequency detector when the
 6 synthesizer is not use.

1 58. The method of claim 57 for conserving power wherein
 2 the synthesizer is not in use when it is not receiving or
 3 transmitting.

1 59. The method of claim 57 for conserving power wherein

005429P001

2 the synthesizer is not in use when it is in an idle
3 state.